On the interface state density at In0.53Ga0.47As/oxide interfaces
- 16 November 2009
- journal article
- research article
- Published by AIP Publishing in Applied Physics Letters
- Vol. 95 (20), 202109
- https://doi.org/10.1063/1.3267104
Abstract
The authors model the capacitance-voltage behavior of metal-oxide-semiconductor (MOS) structures and compare the results to experimental -curves. Due to the very low conduction band density of states, ideal III-V MOS structures should present an asymmetric behavior, with lower accumulation capacitance on the conduction band side. The absence of this asymmetric shape in experimental curves points toward the presence of additional states inside the conduction band at the oxide-semiconductor interface. Comparisons between the model and experimental data allow the determination and approximate quantification of a large acceptorlike interface state density above the conduction band edge energy.
Keywords
This publication has 12 references indexed in Scilit:
- Electrical study of sulfur passivated In0.53Ga0.47As MOS capacitor and transistor with ALD Al2O3 as gate insulatorMicroelectronic Engineering, 2009
- Structural and Electrical Properties of HfO2/n-InxGa1-xAs structures (x: 0, 0.15, 0.3 and 0.53)ECS Transactions, 2009
- In 0.53 Ga 0.47 As n-metal-oxide-semiconductor field effect transistors with atomic layer deposited Al2O3, HfO2, and LaAlO3 gate dielectricsJournal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, 2009
- Energy barriers at interfaces between (100) InxGa1−xAs (≤x≤0.53) and atomic-layer deposited Al2O3 and HfO2Applied Physics Letters, 2009
- Electrical Properties of III-V/Oxide InterfacesECS Transactions, 2009
- High-performance self-aligned inversion-channel In0.53Ga0.47As metal-oxide-semiconductor field-effect-transistor with Al2O3∕Ga2O3(Gd2O3) as gate dielectricsApplied Physics Letters, 2008
- On the Correct Extraction of Interface Trap Density of MOS Devices With High-Mobility Semiconductor SubstratesIEEE Transactions on Electron Devices, 2008
- Erratum for ‘1 [micro sign]m gate length, In0.75Ga0.25As channel, thin body n-MOSFET on InP substrate with transconductance of 737 [micro sign]S/μm’Electronics Letters, 2008
- 1 [micro sign]m gate length, In0.75Ga0.25As channel, thin body n-MOSFET on InP substrate with transconductance of 737 [micro sign]S/μmElectronics Letters, 2008
- Submicrometer Inversion-Type Enhancement-Mode InGaAs MOSFET With Atomic-Layer-Deposited $\hbox{Al}_{2}\hbox{O}_{3}$ as Gate DielectricIEEE Electron Device Letters, 2007