High speed true random number generator based on open loop structures in FPGAs
- 30 November 2009
- journal article
- Published by Elsevier BV in Microelectronics Journal
- Vol. 40 (11), 1650-1656
- https://doi.org/10.1016/j.mejo.2009.02.004
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- Analysis and performance evaluation of area-efficient true random bit generators on FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- High-Speed True Random Number Generation with Logic Gates OnlyLecture Notes in Computer Science, 2007
- Fast True Random Generator in FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- A Provably Secure True Random Number Generator with Built-In Tolerance to Active AttacksInternational Conference on Acoustics, Speech, and Signal Processing (ICASSP), 2006
- New Methods for Digital Generation and Postprocessing of Random DataInternational Conference on Acoustics, Speech, and Signal Processing (ICASSP), 2006
- FPGA Vendor Agnostic True Random Number GeneratorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- A Hardware Random Number GeneratorLecture Notes in Computer Science, 2003
- Correlation-immunity of nonlinear combining functions for cryptographic applications (Corresp.)IEEE Transactions on Information Theory, 1984
- The behaviour of flip-flops used as synchronizers and prediction of their failure rateIEEE Journal of Solid-State Circuits, 1980
- Shift-register synthesis and BCH decodingIEEE Transactions on Information Theory, 1969