Analysis and performance evaluation of area-efficient true random bit generators on FPGAs
- 1 May 2008
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 02714302,p. 1572-1575
- https://doi.org/10.1109/iscas.2008.4541732
Abstract
In this paper, fully digital true random bit generators (TRBGs) targeting area-efficient FPGA implementations are analyzed and evaluated. In this analysis, a very general class of TRBGs is considered that is based on the well-known sampling oscillators used as a building block. A qualitative model is discussed and applied to derive simple design guidelines to implement low-area TRBGs. Extensive measurements are made on TRBGs implemented on Altera Cyclone FPGAs. Results confirm that properly designed TRBGs based on FPGAs can achieve very high-quality random sequences with low area occupation.Keywords
This publication has 6 references indexed in Scilit:
- FPGA Vendor Agnostic True Random Number GeneratorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- A feedback strategy to improve the entropy of a chaos-based random bit generatorIEEE Transactions on Circuits and Systems I: Regular Papers, 2006
- A high-speed ic random-number source for smartcard microcontrollersIEEE Transactions on Circuits and Systems I: Regular Papers, 2003
- Analysis of timing jitter in CMOS ring oscillatorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A noise-based IC random number generator for applications in cryptographyIEEE Transactions on Circuits and Systems I: Regular Papers, 2000
- A 128K EPROM using encryption of pseudorandom numbers to enable read accessIEEE Journal of Solid-State Circuits, 1986