Adaptive virtual channel partitioning for network-on-chip in heterogeneous architectures
- 25 October 2013
- journal article
- research article
- Published by Association for Computing Machinery (ACM) in ACM Transactions on Design Automation of Electronic Systems
- Vol. 18 (4), 1-28
- https://doi.org/10.1145/2504906
Abstract
Current heterogeneous chip-multiprocessors (CMPs) integrate a GPU architecture on a die. However, the heterogeneity of this architecture inevitably exerts different pressures on shared resource management due to differing characteristics of CPU and GPU cores. We consider how to efficiently share on-chip resources between cores within the heterogeneous system, in particular the on-chip network. Heterogeneous architectures use an on-chip interconnection network to access shared resources such as last-level cache tiles and memory controllers, and this type of on-chip network will have a significant impact on performance. In this article, we propose a feedback-directed virtual channel partitioning (VCP) mechanism for on-chip routers to effectively share network bandwidth between CPU and GPU cores in a heterogeneous architecture. VCP dedicates a few virtual channels to CPU and GPU applications with separate injection queues. The proposed mechanism balances on-chip network bandwidth for applications running on CPU and GPU cores by adaptively choosing the best partitioning configuration. As a result, our mechanism improves system throughput by 15% over the baseline across 39 heterogeneous workloads.Keywords
Funding Information
- Division of Computing and Communication Foundations
- Division of Computer and Network Systems
- Sandia National Laboratories, National Nuclear Security Administration
This publication has 50 references indexed in Scilit:
- A QoS-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoCPublished by Association for Computing Machinery (ACM) ,2012
- Reducing memory interference in multicore systems via application-aware memory channel partitioningPublished by Association for Computing Machinery (ACM) ,2011
- Analysis and optimization of prediction-based flow control in networks-on-chipACM Transactions on Design Automation of Electronic Systems, 2008
- Æthereal Network on Chip:Concepts, Architectures, and ImplementationsIEEE Design & Test of Computers, 2005
- Evaluation of queue designs for true fully adaptive routersJournal of Parallel and Distributed Computing, 2004
- Dynamic Partitioning of Shared Cache MemoryThe Journal of Supercomputing, 2004
- QNoC: QoS architecture and design process for network on chipJournal of Systems Architecture, 2004
- The Raw microprocessor: a computational fabric for software circuits and general-purpose programsIEEE Micro, 2002
- Traffic analysis for on-chip networks design of multimedia applicationsProceedings of the 39th conference on Design automation - DAC '02, 2002
- Dynamically-allocated multi-queue buffers for VLSI communication switchesInternational Conference on Acoustics, Speech, and Signal Processing (ICASSP), 1992