A Universal Adaptive Driving Scheme for Synchronous Rectification in LLC Resonant Converters
Top Cited Papers
- 13 January 2012
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Power Electronics
- Vol. 27 (8), 3775-3781
- https://doi.org/10.1109/tpel.2012.2184304
Abstract
In this paper, a universal adaptive driving scheme for synchronous rectification (SR) is proposed. The drain to source voltage of the synchronous rectifier is sensed so that the paralleled body diode conduction is detected. Using the proposed SR driving scheme, the SR turn-OFF time is tuned to eliminate the body diode conduction. The SR gate driving signal can be tuned within all operating frequency regions. Moreover, a simple digital implementation is introduced. Compared with analog ones, it enables more intelligent and precise SR control, improving converter efficiency. For rapid prototyping purposes, the digital SR tuning system is realized in Cyclone III field-programmable gate array (FPGA).Keywords
This publication has 11 references indexed in Scilit:
- A New Current-Driven Synchronous Rectifier for Series–Parallel Resonant ( $LLC$) DC–DC ConverterIEEE Transactions on Industrial Electronics, 2010
- High switching frequency, high efficiency CLL resonant converter with synchronous rectifierPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- A Novel Driving Scheme for Synchronous Rectifiers in LLC Resonant ConvertersIEEE Transactions on Power Electronics, 2009
- Digital Dead Time Auto-Tuning for Maximum Efficiency Operation of Isolated DC-DC ConvertersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Maximum Efficiency Point Tracking (MEPT) Method and Digital Dead Time Control ImplementationIEEE Transactions on Power Electronics, 2006
- Optimal Design Methodlogy for LLC Resonant ConverterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- An area-efficient digital pulsewidth modulation architecture suitable for FPGA implementationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Digital pulse width modulator architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- High frequency DC:DC power conversion: the influence of package parasiticsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- A novel high frequency current-driven synchronous rectifier applicable to most switching topologiesIEEE Transactions on Power Electronics, 2001