Robust power management in the IBM z13
- 1 July 2015
- journal article
- Published by IBM in IBM Journal of Research and Development
- Vol. 59 (4/5), 16:1-16:12
- https://doi.org/10.1147/jrd.2015.2446872
Abstract
The power management strategy adopted for the IBM z13™ processor chip (referred to as the CP or Central Processor chip) is guided by three basic principles: (a) controlling the peak power consumption by setting a realistic limit on the so-called thermal design power or thermal design point (TDP) driven by customer workloads and maximum-power stress microbenchmarks; (b) reduction of the voltage margin by using a novel dynamic guard-banding technique; and (c) the creation of a rich new set of fine-grained, time-synchronized sensors that track performance, power, temperature, and power management behavior for a running machine. A prime requirement of the power management architecture is that the efficient control mechanisms be designed in such a manner that the high standards of IBM z Systems™ application performance and reliability be maintained without any compromise. In this paper, we describe the key features constituting the z13 CP robust power management architecture and design that meet the stipulated objectives.Keywords
This publication has 16 references indexed in Scilit:
- Voltage Noise in Multi-Core Processors: Empirical Characterization and Optimization OpportunitiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2014
- Active Guardband Management in Power7+ to Save Energy and Maintain ReliabilityIEEE Micro, 2013
- Accurate Fine-Grained Processor Power ProxiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2012
- AUDIT: Stress Testing the Automatic WayPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2012
- A Systematic Methodology to Generate Decomposable and Responsive Power Models for CMPsInternational Conference on Acoustics, Speech, and Signal Processing (ICASSP), 2012
- Adaptive energy-management features of the IBM POWER7 chipIBM Journal of Research and Development, 2011
- Abstraction and microarchitecture scaling in early-stage power modelingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- EnergyScale for IBM POWER6 microprocessor-based systemsIBM Journal of Research and Development, 2007
- Power and Temperature Control on a 90-nm Itanium Family ProcessorIEEE Journal of Solid-State Circuits, 2005
- Timing uncertainty measurements on the Power5 microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004