Effective path selection for delay fault testing of sequential circuits
- 23 November 2002
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 17 references indexed in Scilit:
- AN ENHANCEMENT TO LSSD AND SOME APPLICATIONS OF LSSD IN RELIABILITY, AVAILABILITY, AND SERVICEABILITPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Testable path delay fault cover for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Identifying redundant path delay faults in sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Flags and algebra for sequential circuit VNR path delay fault test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Classification and Test Generation for Path-Delay Faults Using Single Struck-at Fault TestsJournal of Electronic Testing, 1997
- Synthesis of delay-verifiable combinational circuitsIEEE Transactions on Computers, 1995
- Exploiting multicycle false paths in the performance optimization of sequential logic circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
- Delay fault coverage and performance tradeoffsPublished by Association for Computing Machinery (ACM) ,1993
- Timing verification using statically sensitizable pathsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- On Delay Fault Testing in Logic CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987