ASSURE
- 18 June 2017
- conference paper
- conference paper
- Published by Association for Computing Machinery (ACM)
- p. 11-11:6
- https://doi.org/10.1145/3061639.3062205
Abstract
Data tampering threatens data integrity in emerging non-volatile memories (NVMs). Whereas Merkle Tree (MT) memory authentication is effective in thwarting data tampering attacks, it drastically increases cell writes and memory accesses, adversely impacting NVM energy, lifetime, and system performance (instructions per cycle (IPC)). We propose ASSURE, a low overhead, high performance Authentication Scheme for SecURE energy efficient (ASSURE) NVMs. ASSURE synergistically integrates (i) smart message authentication codes (SMACs), which eliminate redundant cell writes by enabling MAC computation of only modified words on memory writes, with (ii) multi-root MTs (MMTs), which reduce MT reads/writes by constructing either high performance static MMTs (SMMTs) or low overhead dynamic MMTs (DMMTs) over frequently accessed memory regions. Our full-system simulations of the SPEC CPU2006 benchmarks on a triple-level cell (TLC) resistive RAM (RRAM) architecture show that on average, SMMT ASSURE (DMMT ASSURE) reduces NVM energy by 59% (55%), increases memory lifetime by 2.36x (2.11x), and improves IPC by 11% (10%), over state-of-the-art MT memory authentication.Keywords
Funding Information
- National Science Foundation (CCF-1217738)
This publication has 14 references indexed in Scilit:
- Silent ShredderPublished by Association for Computing Machinery (ACM) ,2016
- CompEx: Compression-expansion coding for energy, latency, and lifetime improvements in MLC/TLC NVMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2016
- DEUCEPublished by Association for Computing Machinery (ACM) ,2015
- Security Basics for Computer ArchitectsSynthesis Lectures on Computer Architecture, 2013
- Understanding the trade-offs in multi-level cell ReRAM memory designPublished by Association for Computing Machinery (ACM) ,2013
- NVMain: An Architectural-Level Main Memory Simulator for Emerging Non-volatile MemoriesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2012
- MARSSPublished by Association for Computing Machinery (ACM) ,2011
- SPEC CPU2006 benchmark descriptionsACM SIGARCH Computer Architecture News, 2006
- PinPublished by Association for Computing Machinery (ACM) ,2005
- ChipLockACM SIGARCH Computer Architecture News, 2005