WCET-Centric Software-controlled Instruction Caches for Hard Real-Time Systems
- 2 August 2006
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 17 references indexed in Scilit:
- Cache Contents Selection for Statically-Locked Instruction Caches: An Algorithm ComparisonPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- The influence of processor architecture on the design and the results of WCET toolsProceedings of the IEEE, 2003
- SMART (strategic memory allocation for real-time) cache designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Cache modeling for real-time software: beyond direct mapped instruction cachesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Software-assisted cache replacement mechanisms for embedded systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A modular and retargetable framework for tree-based WCET analysisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Reducing energy consumption by dynamic copying of instructions onto onchip memoryPublished by Association for Computing Machinery (ACM) ,2002
- Heterogeneous memory management for embedded systemsPublished by Association for Computing Machinery (ACM) ,2001
- Analysis of cache-related preemption delay in fixed-priority preemptive schedulingIEEE Transactions on Computers, 1998
- A dynamic programming algorithm for cache memory partitioning for real-time systemsIEEE Transactions on Computers, 1993