Cache Contents Selection for Statically-Locked Instruction Caches: An Algorithm Comparison
- 11 October 2006
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper presents a general framework for analyzing and designing embedded systems with energy and timing requirements. A set of realistic assumptions is considered in the model in order to apply the results in practical realtime applications. For ...Keywords
This publication has 14 references indexed in Scilit:
- A Comparison of Three Genetic Algorithms for Locking-Cache Contents Selection in Real-Time SystemsPublished by Springer Science and Business Media LLC ,2005
- Data caches in multitasking hard real-time systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Scratchpad memory: a design alternative for cache on-chip memory in embedded systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Adding instruction cache effect to schedulability analysis of preemptive real-time systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The hardness of cache conscious data placementPublished by Association for Computing Machinery (ACM) ,2002
- Timing Analysis for Instruction CachesReal-Time Systems, 2000
- An extendible approach for analyzing fixed priority hard real-time tasksReal-Time Systems, 1994
- Calculating the maximum execution time of real-time programsReal-Time Systems, 1989
- Reasoning about time in higher-level language softwareIEEE Transactions on Software Engineering, 1989
- On the complexity of fixed-priority scheduling of periodic, real-time tasksPerformance Evaluation, 1982