CoMPSoC
- 23 January 2009
- journal article
- Published by Association for Computing Machinery (ACM) in ACM Transactions on Design Automation of Electronic Systems
- Vol. 14 (1), 1-24
- https://doi.org/10.1145/1455229.1455231
Abstract
A growing number of applications, often with firm or soft real-time requirements, are integrated on the same System on Chip, in the form of either hardware or software intellectual property. The applications are started and stopped at run time, creating different use-cases. Resources, such as interconnects and memories, are shared between different applications, both within and between use-cases, to reduce silicon cost and power consumption. The functional and temporal behaviour of the applications is verified by simulation and formal methods. Traditionally, designers resort to monolithic verification of the system as whole, since the applications interfere in shared resources, and thus affect each other's behaviour. Due to interference between applications, the integration and verification complexity grows exponentially in the number of applications, and the task to verify correct behaviour of concurrent applications is on the system designer rather than the application designers. In this work, we propose a Composable and Predictable Multi-Processor System on Chip (CoMPSoC) platform template. This scalable hardware and software template removes all interference between applications through resource reservations. We demonstrate how this enables a divide-and-conquer design strategy, where all applications, potentially using different programming models and communication paradigms, are developed and verified independently of one another. Performance is analyzed per application, using state-of-the-art dataflow techniques or simulation, depending on the requirements of the application. These results still apply when the applications are integrated onto the platform, thus separating system-level design and application design.Keywords
This publication has 32 references indexed in Scilit:
- Æthereal Network on Chip:Concepts, Architectures, and ImplementationsIEEE Design & Test of Computers, 2005
- QoS Control Strategies for High-Quality Video ProcessingReal-Time Systems, 2005
- HERMES: an infrastructure for low area overhead packet-switching networks on chipIntegration, 2004
- Resource Reservation in Dynamic Real-Time SystemsReal-Time Systems, 2004
- Predictable Embedded Multiprocessor System DesignLecture Notes in Computer Science, 2004
- The time-triggered architectureProceedings of the IEEE, 2003
- Viper: A multiprocessor SOC for advanced set-top box and digital TV systemsIEEE Design & Test of Computers, 2001
- System-level design: orthogonalization of concerns and platform-based designIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2000
- Latency-rate servers: a general model for analysis of traffic scheduling algorithmsIEEE/ACM Transactions on Networking, 1998
- Bounds on Multiprocessing Timing AnomaliesSIAM Journal on Applied Mathematics, 1969