The time-triggered architecture
- 29 January 2003
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Proceedings of the IEEE
- Vol. 91 (1), 112-126
- https://doi.org/10.1109/jproc.2002.805821
Abstract
The time-triggered architecture (TTA) provides a computing infrastructure for the design and implementation of dependable distributed embedded systems. A large real-time application is decomposed into nearly autonomous clusters and nodes, and a fault-tolerant global time base of known precision is generated at every node. In the TTA, this global time is used to precisely specify the interfaces among the nodes, to simplify the communication and agreement protocols, to perform prompt error detection, and to guarantee the timeliness of real-time applications. The TTA supports a two-phased design methodology, architecture design, and component design. During the architecture design phase, the interactions among the distributed components and the interfaces of the components are fully specified in the value domain and in the temporal domain. In the succeeding component implementation phase, the components are built, taking these interface specifications as constraints. This two-phased design methodology is a prerequisite for the composability of applications implemented in the TTA and for the reuse of prevalidated components within the TTA. This paper presents the architecture model of the TTA, explains the design rationale, discusses the time-triggered communication protocols TTP/C and TTP/A, and illustrates how transparent fault tolerance can be implemented in the TTA.Keywords
This publication has 39 references indexed in Scilit:
- THE ARCHITECTURE OF MARSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A real-time object model RTO.k and an experimental investigation of its potentialsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The time-triggered model of computationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An investigation of membership and clique avoidance in TTP/CPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Bus Architectures for Safety-Critical Embedded SystemsLecture Notes in Computer Science, 2001
- What's ahead for embedded software?Computer, 2000
- The PDCS Implementation of MARS Hardware and SoftwarePublished by Springer Science and Business Media LLC ,1995
- Distributed fault-tolerant real-time systems: the Mars approachIEEE Micro, 1989
- Abstract Systems TheoryPublished by Springer Science and Business Media LLC ,1989
- The STAR (Self-Testing And Repairing) Computer: An Investigation of the Theory and Practice of Fault-Tolerant Computer DesignIEEE Transactions on Computers, 1971