Topology-Aware Quality-of-Service Support in Highly Integrated Chip Multiprocessors
- 1 January 2011
- conference paper
- conference paper
- Published by Springer Science and Business Media LLC in Lecture Notes in Computer Science
Abstract
No abstract availableThis publication has 11 references indexed in Scilit:
- A 40nm 16-core 128-thread CMT SPARC SoC processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- The implementation of POWER7TM: A highly parallel and scalable multi-core high-end server processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- Preemptive virtual clockPublished by Association for Computing Machinery (ACM) ,2009
- ORION 2.0: A fast and accurate NoC power and area model for early-stage design space explorationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0Published by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Flattened Butterfly Topology for On-Chip NetworksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Stall-Time Fair Memory Access Scheduling for Chip MultiprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- A new memory monitoring scheme for memory-aware scheduling and partitioningPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Congestion-free communication in high-speed packet networksIEEE Transactions on Communications, 1991
- Virtual clock: a new traffic control algorithm for packet switching networksACM SIGCOMM Computer Communication Review, 1990