SecURe DPR: Secure update preventing replay attacks for dynamic partial reconfiguration
- 1 August 2012
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 22nd International Conference on Field Programmable Logic and Applications (FPL)
Abstract
Dynamic partial reconfiguration is a growing need for SRAM FPGA-based embedded systems. This feature allows reconfiguring parts of the FPGA while others continue to run. But it may introduce security breaches affecting FPGA configuration. In this paper, a secure protocol to ensure confidentiality, integrity, authenticity and up-to-dateness is described and applied to dynamic partial reconfiguration. Two common threat models are addressed for industrially-driven use cases. The implementation can perform both secure update and reconfiguration without significantly affecting performances.Keywords
This publication has 7 references indexed in Scilit:
- Secure Protocol Implementation for Remote Bitstream Update Preventing Replay Attacks on FPGAPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- SeReCon: a secure reconfiguration controller for self-reconfigurable systemsInternational Journal of Critical Computer-Based Systems, 2010
- A Protocol for Secure Remote Updates of FPGA ConfigurationsPublished by Springer Science and Business Media LLC ,2009
- Dynamic Partial Reconfiguration in FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- Secure FPGA configuration architecture preventing system downgradePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- Bitstream encryption and authentication with AES-GCM in dynamically reconfigurable systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- Run-Time Reconfiguration: A method for enhancing the functional density of SRAM-based FPGAsJournal of Signal Processing Systems, 1996