Reducing power dissipation during test using scan chain disable
- 13 November 2002
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A novel approach for minimizing power during scan testing is presented. The idea is that given a full scan module or core that has multiple scan chains, the test set is generated and ordered in such a way that some of the scan chains can have their clock disabled for portions of the test set. Disabling the clock prevents flip-flops from transitioning, and hence reduces switching activity in the circuit. Moreover, disabling the clock also reduces power dissipation in the clock tree which often is a major source of power. The only hardware modification that is required to implement this approach is to add the capability for the tester to gate the clock for one subset of the scan chains in the core. A procedure for generating and ordering the test set to maximize the use of scan disable is described. Experimental results are shown indicating that the proposed approach can significantly reduce both logic and clock power during testing.Keywords
This publication has 19 references indexed in Scilit:
- A serial scan test vector compression methodologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Reduced scan shift: a new testing method for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- ATPG for heat dissipation minimization during test applicationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Power constraint scheduling of testsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Optimization trade-offs for vector volume and test powerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Static compaction techniques to control scan vector power dissipationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Techniques for minimizing power dissipation in scan and combinational circuits during test applicationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1998
- On solving covering problemsPublished by Association for Computing Machinery (ACM) ,1996
- Configuring multiple scan chains for minimum test timePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic CircuitsIEEE Transactions on Computers, 1981