Security Evaluation of WDDL and SecLib Countermeasures against Power Attacks
- 1 August 2008
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 57 (11), 1482-1497
- https://doi.org/10.1109/tc.2008.109
Abstract
Logic styles with constant power consumption are promising solutions to counteract side-channel attacks on sensitive cryptographic devices. Recently, one vulnerability has been identified in a standard-cell-based power-constant logic called WDDL. Another logic, nicknamed SecLib, is considered and does not present the flaw of WDDL. In this paper, we evaluate the security level of WDDL and SecLib. The methodology consists in embedding in a dedicated circuit one unprotected DES coprocessor along with two others, implemented in WDDL and in SecLib. One essential part of this paper is to describe the conception of the cryptographic ASIC, devised to foster side-channel cryptanalyses, in a view to model the strongest possible attacker. The same analyses are carried out successively on the three DES modules. We conclude that, provided that the back-end of the WDDL module is carefully designed, its vulnerability cannot be exploited by the state-of-the-art attacks. Similarly, the SecLib DES module resists all assaults. However, using a principal component analysis, we show that WDDL is more vulnerable than SecLib. The statistical dispersion of WDDL, which reflects the correlation between the secrets and the power dissipation, is proved to be an order of magnitude higher than that of SecLib.This publication has 15 references indexed in Scilit:
- A fast pipelined multi-mode DES architecture operating in IP representationIntegration, 2007
- A Simulation-Based Methodology for Evaluating the DPA-Resistance of Cryptographic Functional Units with Application to CMOS and MCML TechnologiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Power and electromagnetic analysis: Improved model, consequences and comparisonsIntegration, 2007
- A Design Methodology for Secured ICs Using Dynamic Current Mode LogicLecture Notes in Computer Science, 2005
- A Side-Channel Analysis Resistant Description of the AES S-BoxLecture Notes in Computer Science, 2005
- CMOS structures suitable for secured hardwarePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- A Survey on Fault AttacksPublished by Springer Science and Business Media LLC ,2004
- Secure Logic SynthesisLecture Notes in Computer Science, 2004
- Dynamic current mode logic (DyCML), a new low-power high-performance logic familyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- IPA: A New Class of Power AttacksLecture Notes in Computer Science, 1999