New formulas of interconnect capacitances based on results of conformal mapping method
- 1 January 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 47 (1), 222-231
- https://doi.org/10.1109/16.817589
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- A novel modeling technique for efficiently computing 3-D capacitances of VLSI multilevel interconnections-BFEMIEEE Transactions on Electron Devices, 1998
- Microwave Transmission Line Impedence DataPublished by Institution of Engineering and Technology (IET) ,1997
- Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIsIEEE Transactions on Electron Devices, 1993
- Multilevel metal capacitance models for CAD design synthesis systemsIEEE Electron Device Letters, 1992
- Line-to-ground capacitance calculation for VLSI: a comparisonIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Simple formulas for two- and three-dimensional capacitancesIEEE Transactions on Electron Devices, 1983
- Capacitance calculations in MOSFET VLSIIEEE Electron Device Letters, 1982
- Analytical IC Metal-Line Capacitance Formulas (Short Papers)IEEE Transactions on Microwave Theory and Techniques, 1976
- From Approximations to Exact Relations for Characteristic ImpedancesIEEE Transactions on Microwave Theory and Techniques, 1969
- Transmission-Line Properties of Parallel Wide Strips by a Conformal-Mapping ApproximationIEEE Transactions on Microwave Theory and Techniques, 1964