BISA: Built-in self-authentication for preventing hardware Trojan insertion
Top Cited Papers
- 1 June 2013
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 2013 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST)
Abstract
Hardware Trojans have become a significant threat to government agencies and enterprises that require security and trustworthiness in systems with critical applications. Detecting hardware Trojans is very challenging because of the diversity of Trojans and unpredictable process variations during fabrication. In this paper, we propose a novel technique, called built-in self-authentication (BISA), that can fill unused spaces in a circuit layout by functional filler cells instead of non-functional filler cells. All functional filler cells will be tested by BISA itself and a digital signature would be generated. Any modification on BISA will result in a different signature. Thus, BISA can be used to prevent Trojan insertion or make Trojan insertion extremely difficult. BISA can be applied to any single-module or bottom-up hierarchical design, and we evaluate it on different circuits to demonstrate the effective of this technique.Keywords
This publication has 6 references indexed in Scilit:
- Detecting Trojans Through Leakage Current Analysis Using Multiple Supply Pad ${I}_{\rm DDQ}$sIEEE Transactions on Information Forensics and Security, 2010
- A Survey of Hardware Trojan Taxonomy and DetectionIEEE Design & Test of Computers, 2010
- Security against hardware Trojan through a novel application of design obfuscationPublished by Association for Computing Machinery (ACM) ,2009
- A Novel Sustained Vector Technique for the Detection of Hardware TrojansPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- Trojan Detection using IC FingerprintingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Timing-Aware Power-Noise Reduction in PlacementIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007