Gate Line Edge Roughness Model for Estimation of FinFET Performance Variability
- 30 October 2009
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 56 (12), 3055-3063
- https://doi.org/10.1109/ted.2009.2032605
Abstract
We present a model for estimating the impact of gate line edge roughness (LER) on the performance of double-gate (DG) FinFET devices. Thirteen-nanometer-gate-length DG FinFETs are investigated using a framework that links device performance to commonly used LER descriptors, namely, correlation length (xi), rms amplitude or standard deviation (sigma) of the line edge from its mean value, and roughness exponent ( alpha). Our approach provides physical insight into how LER impacts FinFET performance. In addition, our modeling approach is more efficient than Monte Carlo TCAD simulations and provides comparable results with appropriately selected input parameters. The FinFET device architecture is found to be robust to gate LER effects. Furthermore, a spacer-defined gate electrode (versus a resist-defined gate electrode) provides for reduced variability in performance, indicating that the gate length mismatch has more impact than lateral offset between the front and the back gates.Keywords
This publication has 21 references indexed in Scilit:
- Calibrated Hydrodynamic Simulation of Deeply-Scaled Well-Tempered Nanowire Field Effect TransistorsPublished by Springer Science and Business Media LLC ,2007
- Impact of line width roughness on the matching performances of next-generation devicesThin Solid Films, 2007
- Correlation length and the problem of line width roughnessPublished by SPIE-Intl Soc Optical Eng ,2007
- A Full 3D TCAD Simulation Study of Line-Width Roughness Effects in 65 nm TechnologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Characterization and modeling of line width roughness (LWR)Published by SPIE-Intl Soc Optical Eng ,2005
- Improvement of FinFET Electrical Characteristics by Hydrogen AnnealingIEEE Electron Device Letters, 2004
- Line edge roughness and critical dimension variation: Fractal characterization and comparison using model functionsJournal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, 2004
- Modeling line edge roughness effects in sub 100 nanometer gate length devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Analytical modeling of quantization and volume inversion in thin Si-film DG MOSFETsIEEE Transactions on Electron Devices, 2002
- Roughness spectrum and surface width of self-affine fractal surfaces via the K-correlation modelPhysical Review B, 1993