Dynamic-threshold CMOS SRAM cells for fast, portable applications
- 7 November 2002
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Highly scalable and fully logic compatible SRAM cell technology with metal damascene process and W local interconnectPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Driving source-line (DSL) cell architecture for sub-1-V high-speed low-power applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low Power Memory DesignPublished by Springer Science and Business Media LLC ,1996
- Trends in low-power RAM circuit technologiesProceedings of the IEEE, 1995
- Experimental Study Of Threshold Voltage Fluctuations Using An 8k MOSFET's ArrayPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- Static-noise margin analysis of MOS SRAM cellsIEEE Journal of Solid-State Circuits, 1987
- The effect of randomness in the distribution of impurity atoms on FET thresholdsApplied Physics A, 1975