Building and using a highly parallel programmable logic array
- 1 January 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Computer
- Vol. 24 (1), 81-89
- https://doi.org/10.1109/2.67197
Abstract
A two-slot addition called Splash, which enables a Sun workstation to outperform a Cray-2 on certain applications, is discussed. Following an overview of the Splash design and programming, hardware development is described. The development of the logic description generator is examined in detail. Splash's runtime environment is described, and an example application, that of sequence comparison, is given.Keywords
This publication has 7 references indexed in Scilit:
- HORSE: a simulation of the Horizon supercomputerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- iWarp: an integrated solution to high-speed parallel computingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The Logic Description GeneratorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On high-speed computing with a programmable linear arrayThe Journal of Supercomputing, 1990
- The Warp Computer: Architecture, Implementation, and PerformanceIEEE Transactions on Computers, 1987
- P-NAC: A Systolic Array for Comparing Nucleic Acid SequencesComputer, 1987
- Why systolic architectures?Computer, 1982