iWarp: an integrated solution to high-speed parallel computing
- 6 January 2003
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 14 references indexed in Scilit:
- Systolic communicationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Deadlock avoidance for systolic communicationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Computational models for parallel computersPhilosophical Transactions of the Royal Society of London. Series A, Mathematical and Physical Sciences, 1988
- Software pipelining: an effective scheduling technique for VLIW machinesPublished by Association for Computing Machinery (ACM) ,1988
- An analysis of the computational and parallel complexity of the Livermore LoopsParallel Computing, 1988
- Neural network simulation at Warp speed: how we got 17 million connections per secondPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- Deadlock-Free Message Routing in Multiprocessor Interconnection NetworksIEEE Transactions on Computers, 1987
- A VLSI Architecture for Concurrent Data StructuresPublished by Springer Science and Business Media LLC ,1987
- Two-level pipelined systolic array for multidimensional convolutionImage and Vision Computing, 1983
- Why systolic architectures?Computer, 1982