Comparative analysis of adiabatic logic challenges for low power CMOS circuit designs
- 25 April 2018
- journal article
- research article
- Published by Elsevier BV in Microprocessors and Microsystems
- Vol. 60, 107-121
- https://doi.org/10.1016/j.micpro.2018.04.008
Abstract
No abstract availableKeywords
Funding Information
- Ministry of Electronics & Information Technology (IPU/USICT/2015/3209)
- Guru Gobind Singh Indraprastha University Delhi
This publication has 16 references indexed in Scilit:
- Energy-Efficient Clocking Based on Resonant Switching for Low-Power ComputationIEEE Transactions on Circuits and Systems I: Regular Papers, 2014
- Improving the energy efficiency of reversible logic circuits by the combined use of adiabatic stylesIntegration, 2011
- Full-Chip Subthreshold Leakage Power Prediction and Reduction Techniques for Sub-0.18-$mu$m CMOSIEEE Journal of Solid-State Circuits, 2004
- Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuitsProceedings of the IEEE, 2003
- Complementary pass-transistor energy recovery logic for low-power applicationsIEE Proceedings - Computers and Digital Techniques, 2002
- 1.5 V CMOS full-swing energy efficient logic (EEL) circuit suitable for low-voltage and low-power VLSI applicationsElectronics Letters, 1997
- An efficient charge recovery logic circuitIEEE Journal of Solid-State Circuits, 1996
- Positive feedback in adiabatic logicElectronics Letters, 1996
- Transmission gate-interfaced APDL designElectronics Letters, 1996
- Adiabatic pseudo-domino logicElectronics Letters, 1995