Ultra-Narrow Silicon Nanowire Gate-All-Around CMOS Devices: Impact of Diameter, Channel-Orientation and Low Temperature on Device Performance
- 1 December 2006
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Fully CMOS compatible silicon-nanowire (SiNW) gate-all-around (GAA) n- and p-MOS transistors are fabricated with nanowire channel in different crystal orientations and characterized at various temperatures down to 5K. SiNW width is controlled in 1 nm steps and varied from 3 to 6 nm. Devices show high drive current (2.4 mA/mum for n-FET, 1.3 mA/mum for p-FET), excellent gate control, and reduced sensitivity to temperature. Strong evidences of carrier confinement are noticed in term of Id-Vg oscillations and shift in threshold voltage with SiNW diameter. Orientation impact has been investigated as wellKeywords
This publication has 13 references indexed in Scilit:
- High-performance fully depleted silicon nanowire (diameter /spl les/ 5 nm) gate-all-around CMOS devicesIEEE Electron Device Letters, 2006
- Low-temperature electron mobility in Trigate SOI MOSFETsIEEE Electron Device Letters, 2006
- Surface Charge Density of Unpassivated and Passivated Metal-Catalyzed Silicon NanowiresElectrochemical and Solid-State Letters, 2006
- Investigating the performance limits of silicon-nanowire and carbon-nanotube FETsSolid-State Electronics, 2006
- Quantum mechanical effect in temperature dependence of threshold voltage of extremely thin SOI MOSFETsSolid-State Electronics, 2004
- SEMICONDUCTOR NANOWIRES AND NANOTUBESAnnual Review of Materials Research, 2004
- Photoinduced bending and unbending behavior of liquid-crystalline gels and elastomersPublished by Walter de Gruyter GmbH ,2004
- Multiple-gate SOI MOSFETs: device design guidelinesIEEE Transactions on Electron Devices, 2002
- Fabrication of planar silicon nanowires on silicon-on-insulator using stress limited oxidationJournal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, 1997
- On the accuracy of channel length characterization of LDD MOSFET'sIEEE Transactions on Electron Devices, 1986