Selective triple Modular redundancy (STMR) based single-event upset (SEU) tolerant synthesis for FPGAs
- 18 October 2004
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Nuclear Science
- Vol. 51 (5), 2957-2969
- https://doi.org/10.1109/tns.2004.834955
Abstract
We present a design technique for hardening combinational circuits mapped onto Xilinx Virtex FPGAs against single-event upsets (SEUs). The signal probabilities of the lines can be used to detect SEU sensitive subcircuits of a given combinational circuit. The circuit can be hardened against SEUs by selectively applying triple modular redundancy (STMR) to these sensitive subcircuits. However, there is an increase in the number of the voter circuits required for the STMR circuits. Virtex has abundant number of tri-state buffers that can be employed to construct SEU immune majority voter circuits. We also present a SEU fault insertion simulator designed to introduce errors representing SEUs in the circuits. STMR method is thoroughly tested on MCNC'91 benchmarks. With a small loss of SEU immunity, the proposed STMR method can greatly reduce the area overhead of the hardened circuit when compared to the state-of-the-art triple modular redundancy (TMR). STMR method along with the readback and reconfiguration feature of Virtex can result in very high SEU immunity.Keywords
This publication has 15 references indexed in Scilit:
- Design And Testing Of SEU/ SEL Immune Memory And Logic Circuits In A Commercial Cmos ProcessPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Probability of latching single event upset errors in VLSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Upset hardened memory design for submicron CMOS technologyIEEE Transactions on Nuclear Science, 1996
- Single-event-effect mitigation from a system perspectiveIEEE Transactions on Nuclear Science, 1996
- A low-cost, highly reliable SEU-tolerant SRAM: prototype and test resultsIEEE Transactions on Nuclear Science, 1995
- SEU-tolerant SRAM design based on current monitoringPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1994
- Low power SEU immune CMOS memory circuitsIEEE Transactions on Nuclear Science, 1992
- Simulated SEU hardened scaled CMOS SRAM cell design using gated resistorsIEEE Transactions on Nuclear Science, 1992
- SEU hardened memory cells for a CCSDS Reed-Solomon encoderIEEE Transactions on Nuclear Science, 1991
- Probabilistic Logics and the Synthesis of Reliable Organisms From Unreliable ComponentsPublished by Walter de Gruyter GmbH ,1956