Design and analysis of a CMOS passive Σ∆ ADC for low power RF transceivers
- 2 December 2008
- journal article
- Published by Springer Science and Business Media LLC in Analog Integrated Circuits and Signal Processing
- Vol. 59 (2), 129-141
- https://doi.org/10.1007/s10470-008-9252-z
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- A triple-mode continuous-time ΣΛ modulator with switched-capacitor feedback dac for a GSM-EDGE/CDMA2000/UMTS receiverIEEE Journal of Solid-State Circuits, 2003
- On the jitter requirements of the sampling clock for analog-to-digital convertersIEEE Transactions on Circuits and Systems I: Regular Papers, 2002
- A 5-mW sigma-delta modulator with 84-dB dynamic range for GSM/EDGEIEEE Journal of Solid-State Circuits, 2002
- A 13.5-mW 185-Msample/s ΔΣ modulator for UMTS/GSM dual-standard IF receptionIEEE Journal of Solid-State Circuits, 2001
- Efficient 6-bit A/D converter using a 1-bit folding front endIEEE Journal of Solid-State Circuits, 1999
- Analysis of accumulated timing-jitter in the time domainIEEE Transactions on Instrumentation and Measurement, 1998
- Multirate digital filters, filter banks, polyphase networks, and applications: a tutorialProceedings of the IEEE, 1990
- Decimation for Sigma Delta ModulationIEEE Transactions on Communications, 1986
- Noise sources and calculation techniques for switched capacitor filtersIEEE Journal of Solid-State Circuits, 1982
- An economical class of digital filters for decimation and interpolationIEEE Transactions on Acoustics, Speech, and Signal Processing, 1981