Efficient 6-bit A/D converter using a 1-bit folding front end
- 1 January 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 34 (8), 1056-1062
- https://doi.org/10.1109/4.777103
Abstract
No abstract availableThis publication has 12 references indexed in Scilit:
- A 100 MHz 8 bit CMOS interpolating A/D converterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 200M sample/s 6b flash ADC in 0.6 μm CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An embedded 240-mW 10-b 50-MS/s CMOS ADC in 1-mm/sup 2/IEEE Journal of Solid-State Circuits, 1997
- CMOS folding A/D converters with current-mode interpolationIEEE Journal of Solid-State Circuits, 1996
- A 175 Ms/s, 6 b, 160 mW, 3.3 V CMOS A/D converterIEEE Journal of Solid-State Circuits, 1996
- An 80-MHz, 80-mW, 8-b CMOS folding A/D converter with distributed track-and-hold preprocessingIEEE Journal of Solid-State Circuits, 1996
- A 70-MS/s 110-mW 8-b CMOS folding and interpolating A/D converterIEEE Journal of Solid-State Circuits, 1995
- A 100 MHz A/D interface for PRML magnetic disk read channelsIEEE Journal of Solid-State Circuits, 1994
- A 10-b, 75-MHz two-stage pipelined bipolar A/D converterIEEE Journal of Solid-State Circuits, 1993
- A 10-b 15-MHz CMOS recycling two-step A/D converterIEEE Journal of Solid-State Circuits, 1990