${\rm Si}_{\rm x}{\rm Ge}_{1\hbox{-}{\rm x}}$ Epitaxial Tunnel Layer Structure for P-Channel Tunnel FET Improvement
- 13 November 2013
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 60 (12), 4098-4104
- https://doi.org/10.1109/ted.2013.2287633
Abstract
The tunnel field-effect transistor (FET) is a promising candidate for use in ultralow-power applications because of its distinct operation principle, namely, band to band tunneling (BTBT). However, the ON-state current of the tunnel device is extremely low because of the poor tunneling efficiency of the BTBT. In this paper, a novel epitaxial tunnel layer (ETL) structure combining vertical tunneling orientation was proposed. The ETL structure performs more favorably than does the traditional lateral tunnel FET structure in an all-silicon device. By using low bandgap materials in the ETL, the ON-state BTBT current increases and an extremely low intrinsic OFF-state current is maintained because of the small low bandgap junction area. The onset voltage of the bipolar BTBT can also be postponed using ETL band engineering. The optimized parameters of the SixGe 1-x ETL tunnel FET structure increase the ON-state current 10 7 -10 8 times compared with that of the traditional lateral silicon tunnel FET. The minimal subthreshold swing (SS) and ON/OFF current ratio also improve, the SS decreases from 47 mV/decade to 29 mV/decade, and the ON/OFF current ratio increase from 10 5 to 10 10 . In this paper, the effects of the ETL parameters on device performance are discussed in detail.Keywords
This publication has 27 references indexed in Scilit:
- Impact of a Spacer–Drain Overlap on the Characteristics of a Silicon Tunnel Field-Effect Transistor Based on Vertical TunnelingIEEE Transactions on Electron Devices, 2013
- First demonstration of drain current enhancement in SOI tunnel FET with vertical-tunnel-multiplicationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2012
- Heterojunction Vertical Band-to-Band Tunneling Transistors for Steep Subthreshold Swing and High on CurrentIEEE Electron Device Letters, 2011
- Low-Voltage Tunnel Transistors for Beyond CMOS LogicProceedings of the IEEE, 2010
- Impact of Body Doping and Thickness on the Performance of Germanium-Source TFETsIEEE Transactions on Electron Devices, 2010
- Ultralow-Voltage Bilayer Graphene Tunnel FETIEEE Electron Device Letters, 2009
- Fully-depleted Ge interband tunnel transistor: Modeling and junction formationSolid-State Electronics, 2009
- Complementary Silicon-Based Heterostructure Tunnel-FETs With High Tunnel RatesIEEE Electron Device Letters, 2008
- Design of Tunneling Field-Effect Transistors Using Strained-Silicon/Strained-Germanium Type-II Staggered HeterojunctionsIEEE Electron Device Letters, 2008
- Comparative Study of Si, Ge and InAs based Steep SubThreshold Slope Tunnel Transistors for 0.25V Supply Voltage Logic ApplicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008