Scan latch partitioning into multiple scan chains for power minimization in full scan sequential circuits
- 1 January 2000
- conference paper
- conference paper
- Published by Association for Computing Machinery (ACM)
- p. 715-722
- https://doi.org/10.1145/343647.343901
Abstract
No abstract availableThis publication has 15 references indexed in Scilit:
- Combinational profiles of sequential benchmark circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Two-level logic minimization for low powerACM Transactions on Design Automation of Electronic Systems, 1999
- Techniques for minimizing power dissipation in scan and combinational circuits during test applicationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1998
- Low-power state assignment targeting two- and multilevel logic implementationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1998
- ATPG for heat dissipation minimization during test applicationIEEE Transactions on Computers, 1998
- Probabilistic modeling of dependencies during switching activity analysisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1998
- Symbolic timing analysis and resynthesis for low power of combinational circuits containing false pathsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1997
- An approach for multilevel logic optimization targeting low powerIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1996
- Low power realization of finite state machines—a decomposition approachACM Transactions on Design Automation of Electronic Systems, 1996
- State assignment for low power dissipationIEEE Journal of Solid-State Circuits, 1995