The Inhibition of Potential Parallelism by Conditional Jumps
- 1 December 1972
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-21 (12), 1405-1411
- https://doi.org/10.1109/t-c.1972.223514
Abstract
This note reports the results of an examination of seven programs originally written for execution on a conventional computer (CDC-3600). We postulate an infinite machine, one with an infinite memory and instruction stack, infinite registers and memory, and an infinite number of functional units. This machine wiU exectite a program in parallel at maximum speed by executing each instruction at the earliest possible moment.This publication has 10 references indexed in Scilit:
- On the Number of Operations Simultaneously Executable in Fortran-Like Programs and Their Resulting SpeedupIEEE Transactions on Computers, 1972
- Detection and Parallel Execution of Independent InstructionsIEEE Transactions on Computers, 1970
- A survey of techniques for recognizing parallel processable streams in computer programsPublished by Association for Computing Machinery (ACM) ,1969
- One-Pass compilation of arithmetic expressions for a parallel processorCommunications of the ACM, 1967
- The IBM System/360 Model 91: Machine Philosophy and Instruction-HandlingIBM Journal of Research and Development, 1967
- Parallel Processing of Algebraic ExpressionsIEEE Transactions on Electronic Computers, 1966
- Very high-speed computing systemsProceedings of the IEEE, 1966
- The instruction unit of the stretch computerPublished by Association for Computing Machinery (ACM) ,1960
- The engineering design of the stretch computerPublished by Association for Computing Machinery (ACM) ,1959
- The virtual memory in the STRETCH computerPublished by Association for Computing Machinery (ACM) ,1959