LT-RTPG: a new test-per-scan BIST TPG for low heat dissipation
- 20 January 2003
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A new BIST TPG design, called low-transition random TPG (LT-RTPG), that is comprised of an LFSR,a k-input AND gate, and a T flip-flop, is presented.When used to generate test patterns for test-per-scanBIST, it decreases the number of transitions that occur during scan shifting and hence decreases the heatdissipated during testing. Various properties of LT-RTPG's are studied and a methodology for their designis presented. Experimental results demonstrate thatLT-RTPG's designed using the proposed methodologydecrease the heat dissipated during BIST by significantamounts while attaining high fault coverage, especiallyfor circuits with moderate to large number of scan inputs.Keywords
This publication has 7 references indexed in Scilit:
- Atpg For Heat Dissipation Minimization During Scan TestingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A test vector inhibiting technique for low energy BIST designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- LT-RTPG: a new test-per-scan BIST TPG for low heat dissipationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A distributed BIST control scheme for complex VLSI devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Multiple weighted cellular automataPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Two techniques for minimizing power dissipation in scan circuits during test applicationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- ATPG for heat dissipation minimization during test applicationIEEE Transactions on Computers, 1998