Die-stacked DRAM caches for servers
Top Cited Papers
- 23 June 2013
- conference paper
- conference paper
- Published by Association for Computing Machinery (ACM) in Proceedings of the 40th Annual International Symposium on Computer Architecture
- Vol. 41 (3), 404-415
- https://doi.org/10.1145/2485922.2485957
Abstract
No abstract availableFunding Information
- Sixth Framework Programme
This publication has 39 references indexed in Scilit:
- Fundamental Latency Trade-off in Architecting DRAM Caches: Outperforming Impractical SRAM-Tags with a Simple and Practical DesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2012
- Amoeba-Cache: Adaptive Blocks for Eliminating Waste in the Memory HierarchyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2012
- Clearing the cloudsPublished by Association for Computing Machinery (ACM) ,2012
- PicoServerPublished by Association for Computing Machinery (ACM) ,2006
- Improving Multiprocessor Performance with Coarse-Grain Coherence TrackingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Bridging the Processor-Memory Performance Gapwith 3D IC TechnologyIEEE Design & Test of Computers, 2005
- Exploiting spatial locality in data caches using spatial footprintsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Interconnect characteristics of 2.5-D system integration schemePublished by Association for Computing Machinery (ACM) ,2001
- Dead-block prediction & dead-block correlating prefetchersPublished by Association for Computing Machinery (ACM) ,2001
- Decoupled sectored cachesACM SIGARCH Computer Architecture News, 1994