A digital design flow for secure integrated circuits
- 5 June 2006
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 25 (7), 1197-1208
- https://doi.org/10.1109/tcad.2005.855939
Abstract
Small embedded integrated circuits (ICs) such as smart cards are vulnerable to the so-called side-channel attacks (SCAs). The attacker can gain information by monitoring the power consumption, execution time, electromagnetic radiation, and other information leaked by the switching behavior of digital complementary metal-oxide-semiconductor (CMOS) gates. This paper presents a digital very large scale integrated (VLSI) design flow to create secure power-analysis-attack-resistant ICs. The design flow starts from a normal design in a hardware description language such as very-high-speed integrated circuit (VHSIC) hardware description language (VHDL) or Verilog and provides a direct path to an SCA-resistant layout. Instead of a full custom layout or an iterative design process with extensive simulations, a few key modifications are incorporated in a regular synchronous CMOS standard cell design flow. The basis for power analysis attack resistance is discussed. This paper describes how to adjust the library databases such that the regular single-ended static CMOS standard cells implement a dynamic and differential logic style and such that 20 000+ differential nets can be routed in parallel. This paper also explains how to modify the constraints and rules files for the synthesis, place, and differential route procedures. Measurement-based experimental results have demonstrated that the secure digital design flow is a functional technique to thwart side-channel power analysis. It successfully protects a prototype Advanced Encryption Standard (AES) IC fabricated in an 0.18-mum CMOSKeywords
This publication has 16 references indexed in Scilit:
- A VLSI Design Flow for Secure Side-Channel Attack Resistant ICsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Tamper resistance mechanisms for secure embedded systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Place and Route for Secure Standard Cell DesignPublished by Springer Science and Business Media LLC ,2004
- SPA—a secure Amulet core for smartcard applicationsMicroprocessors and Microsystems, 2003
- Balanced self-checking asynchronous logic for smart card applicationsMicroprocessors and Microsystems, 2003
- Domain-specific codesign for embedded securityComputer, 2003
- Security Evaluation of Asynchronous CircuitsLecture Notes in Computer Science, 2003
- Securing Encryption Algorithms against DPA at the Logic Level: Next Generation Smart Card TechnologyLecture Notes in Computer Science, 2003
- Statistics and Secret LeakageLecture Notes in Computer Science, 2001
- ElectroMagnetic Analysis (EMA): Measures and Counter-measures for Smart CardsLecture Notes in Computer Science, 2001