Prefetch-aware shared resource management for multi-core systems
- 4 June 2011
- journal article
- conference paper
- Published by Association for Computing Machinery (ACM) in ACM SIGARCH Computer Architecture News
- Vol. 39 (3), 141-152
- https://doi.org/10.1145/2024723.2000081
Abstract
Chip multiprocessors (CMPs) share a large portion of the memory subsystem among multiple cores. Recent proposals have addressed high-performance and fair management of these shared resources; however, none of them take into account prefetch requests. Without prefetching, significant performance is lost, which is why existing systems prefetch. By not taking into account prefetch requests, recent shared-resource management proposals often significantly degrade both performance and fairness, rather than improve them in the presence of prefetching. This paper is the first to propose mechanisms that both manage the shared resources of a multi-core chip to obtain high-performance and fairness, and also exploit prefetching. We apply our proposed mechanisms to two resource-based management techniques for memory scheduling and one source-throttling-based management technique for the entire shared memory system. We show that our mechanisms improve the performance of a 4-core system that uses network fair queuing, parallelism-aware batch scheduling, and fairness via source throttling by 11.0%, 10.9%, and 11.3% respectively, while also significantly improving fairness.Keywords
This publication has 28 references indexed in Scilit:
- IBM POWER6 microarchitectureIBM Journal of Research and Development, 2007
- QoS policies and architecture for cache/memory in CMP platformsPublished by Association for Computing Machinery (ACM) ,2007
- Virtual private cachesPublished by Association for Computing Machinery (ACM) ,2007
- Fair Queuing Memory SystemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Communist, utilitarian, and capitalist cache policies on CMPsPublished by Association for Computing Machinery (ACM) ,2006
- Architectural support for operating system-driven CMP cache managementPublished by Association for Computing Machinery (ACM) ,2006
- Pinpointing Representative Portions of Large Intel® Itanium® Programs with Dynamic InstrumentationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- POWER4 system microarchitectureIBM Journal of Research and Development, 2002
- Memory access schedulingPublished by Association for Computing Machinery (ACM) ,2000
- An effective on-chip preloading scheme to reduce data access penaltyPublished by Association for Computing Machinery (ACM) ,1991