A Low-Cost Solution for Protecting IPs Against Scan-Based Side-Channel Attacks
- 25 May 2006
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 24th IEEE VLSI Test Symposium
Abstract
Scan designs used for testing also provide an easily accessible port for hacking. In this paper, we present a new lowcost secure scan design that is effective against scan-based sidechannel attacks. By integrating a test key into test vectors that are scanned into the chip, testing and accessing scan chains are guaranteed to be allowed only by an authorized user. Any attempt to use the scan chain without a verified test vector will result in a randomized output preventing potential side-channel attacks. The proposed technique has a negligible area overhead, has no negative impact on chip performance, and places several levels of security over the scan chain protecting it from potential attacks.Keywords
This publication has 11 references indexed in Scilit:
- Secure Scan: A Design-for-Test Architecture for Crypto ChipsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2006
- Securing Scan Design Using Lock and Key TechniquePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Test Control for Secure Scan DesignsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A VLSI Design Flow for Secure Side-Channel Attack Resistant ICsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Scan design and secure chip [secure IC testing]Published by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Tamper resistance mechanisms for secure embedded systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- On the Importance of Checking Cryptographic Protocols for FaultsLecture Notes in Computer Science, 1997
- Differential fault analysis of secret key cryptosystemsLecture Notes in Computer Science, 1997
- A 177 Mb/s VLSI implementation of the International Data Encryption AlgorithmIEEE Journal of Solid-State Circuits, 1994
- Design and test of an integrated cryptochipIEEE Design & Test of Computers, 1991