Scratchpad memories vs locked caches in hard real-time systems: a quantitative comparison
- 1 April 2007
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
We propose in this paper an algorithm for off-line selection of the contents of on-chip memories. The algorithm supports two types of on-chip memories, namely locked caches and scratchpad memories. The contents of on-chip memory, although selected off-line, is changed at run-time, for the sake of scalability with respect to task size. Experimental results show that the algorithm yields to good ratios of on-chip memory accesses on the worst-case execution path, with a tolerable reload overhead, for both types of on-chip memories. Furthermore, we highlight the circumstances under which one type of on-chip memory is more appropriate than the other depending of architectural parameters (cache block size) and application characteristics (basic block size)Keywords
This publication has 10 references indexed in Scilit:
- WCET Centric Data Allocation to Scratchpad MemoryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- WCET-Centric Software-controlled Instruction Caches for Hard Real-Time SystemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Cache-aware scratchpad allocation algorithmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- The influence of processor architecture on the design and the results of WCET toolsProceedings of the IEEE, 2003
- Timing anomalies in dynamically scheduled microprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Compiler-decided dynamic memory allocation for scratch-pad based embedded systemsPublished by Association for Computing Machinery (ACM) ,2003
- Cache modeling for real-time software: beyond direct mapped instruction cachesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A modular and retargetable framework for tree-based WCET analysisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Timing Analysis for Instruction CachesReal-Time Systems, 2000
- An Integrated Path and Timing Analysis Method based on Cycle-Level Symbolic ExecutionReal-Time Systems, 1999