Circuit optimization using carry-save-adder cells
- 1 January 1998
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 17 (10), 974-984
- https://doi.org/10.1109/43.728918
Abstract
No abstract availableThis publication has 5 references indexed in Scilit:
- A Compiler For Optimal Adder DesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Optimizing resource utilization using transformationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Maximally fast and arbitrarily fast implementation of linear computations (circuit layout CAD)Published by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Redundant operator creationPublished by Association for Computing Machinery (ACM) ,1991
- A Regular Layout for Parallel AddersIEEE Transactions on Computers, 1982