Security evaluation of different AES implementations against practical setup time violation attacks in FPGAs
- 1 January 2009
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 2009 IEEE International Workshop on Hardware-Oriented Security and Trust
Abstract
Security evaluation of various AES implementation against practical power attacks has been reported in literature. However, to the authors' knowledge, very few of the fault attacks reported on AES have been practically realized. Since sbox is a crucial element in AES, in this article, we evaluate the security of some unprotected AES implementations differing in sbox construction, targeted for FPGA. Here the faults have been generated practically by underpowering the targeted circuit. Then we correlate our results with the underlying architecture, along a methodology already suggested in other articles, albeit theoretically. We also carry out an extensive characterization of the faults, in terms of temporal localization. On the basis of our results, we reach the conclusion that the two cheaper implementations in terms of silicon area are also the more vulnerable against DFA when implemented without counter-measures.Keywords
This publication has 11 references indexed in Scilit:
- Shall we trust WDDL?Published by Springer Science and Business Media LLC ,2009
- Fault Analysis Attack on an FPGA AES ImplementationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- Practical Setup Time Violation Attacks on AESPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- DSPs, BRAMs and a Pinch of Logic: New Recipes for AES on FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- Robustness of circuits under delay-induced faults : test of AES with the PAFI toolPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- The Sorcerer's Apprentice Guide to Fault AttacksProceedings of the IEEE, 2006
- DFA on AESLecture Notes in Computer Science, 2005
- A logic level design methodology for a secure DPA resistant ASIC or FPGA implementationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Differential Fault Analysis on AES Key Schedule and Some CountermeasuresLecture Notes in Computer Science, 2003
- Fault Based Cryptanalysis of the Advanced Encryption Standard (AES)Lecture Notes in Computer Science, 2003