Fast adders using enhanced multiple-output domino logic
- 1 January 1997
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 32 (2), 206-214
- https://doi.org/10.1109/4.551912
Abstract
No abstract availableThis publication has 13 references indexed in Scilit:
- Optimizing Arithmetic Elements For Signal ProcessingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Optimal group distribution in carry-skip addersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Analytical approach to sizing nFET chainsElectronics Letters, 1992
- A spanning tree carry lookahead adderIEEE Transactions on Computers, 1992
- Area-time optimal adder designIEEE Transactions on Computers, 1990
- Ultrafast compact 32-bit CMOS adders in multiple-output domino logicIEEE Journal of Solid-State Circuits, 1989
- A Way to Build Efficient Carry-Skip AddersIEEE Transactions on Computers, 1987
- Design procedures for differential cascode voltage switch circuitsIEEE Journal of Solid-State Circuits, 1986
- Parallel Prefix ComputationJournal of the ACM, 1980
- Conditional-Sum Addition LogicIEEE Transactions on Electronic Computers, 1960