Optical crossbars on chip, a comparative study based on worst-case losses
- 21 July 2014
- journal article
- Published by Wiley in Concurrency and Computation: Practice and Experience
- Vol. 26 (15), 2492-2503
- https://doi.org/10.1002/cpe.3336
Abstract
No abstract availableKeywords
This publication has 18 references indexed in Scilit:
- PROTON: An automatic place-and-route tool for optical Networks-on-ChipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2013
- Study of waveguide crosstalk in silicon photonics integrated circuitsPublished by SPIE-Intl Soc Optical Eng ,2013
- A micro-architectural analysis of switched photonic multi-chip interconnectsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2012
- A Torus-Based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-ChipACM Journal on Emerging Technologies in Computing Systems, 2012
- Photonic network-on-chip architectures using multilayer deposited silicon materials for high-performance chip multiprocessorsACM Journal on Emerging Technologies in Computing Systems, 2011
- Multi-Optical Network-on-Chip for Large Scale MPSoCIEEE Embedded Systems Letters, 2010
- A Compact SOI-Integrated Multiwavelength Laser Source Based on Cascaded InP MicrodisksIEEE Photonics Technology Letters, 2008
- Photonic Networks-on-Chip for Future Generations of Chip MultiprocessorsInternational Conference on Acoustics, Speech, and Signal Processing (ICASSP), 2008
- Supporting vertical links for 3D networks-on-chip: toward an automated design and analysis flowPublished by European Alliance for Innovation n.o. ,2007
- The future of wiresProceedings of the IEEE, 2001