A CMOS 110-dB@40-kS/s programmable-gain chopper-stabilized third-order 2-1 cascade sigma-delta Modulator for low-power high-linearity automotive sensor ASICs
- 24 October 2005
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 40 (11), 2246-2264
- https://doi.org/10.1109/jssc.2005.857356
Abstract
This paper describes a 0.35-/spl mu/m CMOS chopper-stabilized switched-capacitor 2-1 cascade /spl Sigma//spl Delta/ modulator for automotive sensor interfaces. The modulator architecture has been selected from an exhaustive comparison among multiple topologies in terms of resolution, speed and power dissipation. To obtain a better fitting with the characteristics of different sensor outputs, the circuit can be digitally programmed to yield four input-to-output gain values (/spl times/0.5,/spl times/1,/spl times/2, and /spl times/4) and has been designed to operate within the stringent environmental conditions of automotive electronics (temperature range of -40/spl deg/C to 175/spl deg/C). In order to relax the amplifier's dynamic requirements for the different modulator input-to-output gains, switchable capacitor arrays are used for all the capacitors in the first integrator. The design of the building blocks is based on a top-down CAD methodology which combines simulation and statistical optimization at different levels of the modulator hierarchy. The circuit is clocked at 5.12 MHz and the overall power consumption is 14.7 mW from a single 3.3-V supply and occupies 5.7 mm/sup 2/ silicon area. Experimental results show a maximum SNR of 87.3 dB within a 20-kHz signal bandwidth and 90.7 dB for 10-kHz signals, and an overall DR of 110 and 113.8dB, respectively. These performance features place the reported circuit at the cutting edge of state-of-the-art high-resolution /spl Sigma//spl Delta/ modulators.Keywords
This publication has 26 references indexed in Scilit:
- Erratum to "A 1-V 140-μW 88-dB Audio Sigma-Delta Modulator in 90-nm CMOS"IEEE Journal of Solid-State Circuits, 2009
- Highly Linear 2.5-V CMOS>tex<$Sigma Delta $>/textex<$hboxADSL+$>/tex<IEEE Transactions on Circuits and Systems I: Regular Papers, 2004
- A Continuous-Time>tex<$Sigma Delta $>/tex<Modulator With 88-dB Dynamic Range and 1.1-MHz Signal BandwidthIEEE Journal of Solid-State Circuits, 2004
- A 114-db 68-mW chopper-stabilized stereo multibit audio ADC in 5.62 mm/sup 2/IEEE Journal of Solid-State Circuits, 2003
- A 1.5 V 1.0 mW audio ΔΣ modulator with 98 dB dynamic rangePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- High-order Cascade Multi-bit ΣΔ ModulatorsPublished by Springer Science and Business Media LLC ,2003
- A 126 dB linear switched-capacitor delta-sigma modulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8/spl times/ oversampling ratioIEEE Journal of Solid-State Circuits, 2000
- A 15-b resolution 2-MHz Nyquist rate ΔΣ ADC in a 1-μm CMOS technologyIEEE Journal of Solid-State Circuits, 1998
- A 1.8-V digital-audio sigma-delta modulator in 0.8-μm CMOSIEEE Journal of Solid-State Circuits, 1997