A 114-db 68-mW chopper-stabilized stereo multibit audio ADC in 5.62 mm/sup 2/
- 1 December 2003
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 38 (12), 2061-2068
- https://doi.org/10.1109/jssc.2003.819164
Abstract
A multibit delta-sigma audio stereo analog-to-digital converter has been developed. It employs a fifth-order single-loop 17-level delta-sigma modulator with an input feedforward gain stage. A second-order mismatch shaping (DEM) circuit is utilized to remove tones and nonlinearities caused by capacitor mismatch of the feedback digital-to-analog converter. The implementation of the DEM block introduces minimum latency into the delta-sigma feedback loop. Chopper stabilization is applied to the first integrator to eliminate the 1/f noise. The converter achieves 114-dB dynamic range and -105-dB total harmonic distortion over the 20-kHz audio band. This single chip includes stereo analog modulators, bandgap reference, serial interface, and a two-stage decimation filter, occupies 5.62-mm 2 active area in a 0.35-μm double-poly, three-metal CMOS process and dissipates only 55-mW power in the analog circuits.Keywords
This publication has 14 references indexed in Scilit:
- Dynamic element matching techniques with arbitrary noise shaping functionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 113 dB SNR oversampling DAC with segmented noise-shaped scramblingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 120 dB multi-bit SC audio DAC with second-order noise shapingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A high-performance multibit /spl Delta//spl Sigma/ CMOS ADCIEEE Journal of Solid-State Circuits, 2000
- A 3.3-V single-poly CMOS audio ADC delta-sigma modulator with 98-dB peak SINAD and 105-dB peak SFDRIEEE Journal of Solid-State Circuits, 2000
- A 1.8-V digital-audio sigma-delta modulator in 0.8-μm CMOSIEEE Journal of Solid-State Circuits, 1997
- A high-speed CMOS comparator with 8-b resolutionIEEE Journal of Solid-State Circuits, 1992
- A 50-MHz multibit sigma-delta modulator for 12-b 2-MHz A/D conversionIEEE Journal of Solid-State Circuits, 1991
- A fast-settling CMOS op amp for SC circuits with 90-dB DC gainIEEE Journal of Solid-State Circuits, 1990
- A high-speed CMOS comparator for use in an ADCIEEE Journal of Solid-State Circuits, 1988