Noise and interference characterization for MLC flash memories
- 1 January 2012
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper provides statistical analysis on real data taken from state-of-the-art MLC NAND flash memory cells. The analysis allows separation of different sources affecting the output values of the cell. Interference due to floating gate coupling is isolated. The effect of noise and interference on the victim cell after repeated program/erase cycles as well as baking is investigated.Keywords
This publication has 3 references indexed in Scilit:
- Using Data Postcompensation and Predistortion to Tolerate Cell-to-Cell Interference in MLC nand Flash MemoryIEEE Transactions on Circuits and Systems I: Regular Papers, 2010
- Effects of floating-gate interference on NAND flash memory cell operationIEEE Electron Device Letters, 2002
- A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming schemeIEEE Journal of Solid-State Circuits, 1995