RazorII: In Situ Error Detection and Correction for PVT and SER Tolerance
Top Cited Papers
- 30 December 2008
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 44 (1), 32-48
- https://doi.org/10.1109/jssc.2008.2007145
Abstract
Traditional adaptive methods that compensate for PVT variations need safety margins and cannot respond to rapid environmental changes. In this paper, we present a design (RazorII) which implements a flip-flop with in situ detection and architectural correction of variation-induced delay errors. Error detection is based on flagging spurious transitions in the state-holding latch node. The RazorII flip-flop naturally detects logic and register SER. We implement a 64-bit processor in 0.13 mum technology which uses RazorII for SER tolerance and dynamic supply adaptation. RazorII based DVS allows elimination of safety margins and operation at the point of first failure of the processor. We tested and measured 32 different dies and obtained 33% energy savings over traditional DVS using RazorII for supply voltage control. We demonstrate SER tolerance on the RazorII processor through radiation experiments.Keywords
This publication has 16 references indexed in Scilit:
- Razor II: In Situ Error Detection and Correction for PVT and SER ToleranceIEEE International Solid-State Circuits Conference, 2008
- Energy-Efficient and Metastability-Immune Timing-Error Detection and Instruction-Replay-Based Recovery Circuits for Dynamic-Variation ToleranceIEEE International Solid-State Circuits Conference, 2008
- Adaptive Frequency and Biasing Techniques for Tolerance to Dynamic Temperature-Voltage Variations and AgingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Dynamic voltage and frequency management for a low-power embedded microprocessorIEEE Journal of Solid-State Circuits, 2005
- Razor: a low-power pipeline based on circuit-level timing speculationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Designing fault-secure parallel encoders for systematic linear error correcting codesIEEE Transactions on Reliability, 2003
- A 32-bit PowerPC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scalingIEEE Journal of Solid-State Circuits, 2002
- A 175-MV multiply-accumulate unit using an adaptive supply voltage and body bias architectureIEEE Journal of Solid-State Circuits, 2002
- Variable supply-voltage scheme for low-power high-speed CMOS digital designIEEE Journal of Solid-State Circuits, 1998
- A Triple Modular Redundancy Technique Providing Multiple-Bit Error Protection Without Using Extra RedundancyIEEE Transactions on Computers, 1986