DTBR: A dynamic thermal-balance routing algorithm for Network-on-Chip
- 31 March 2012
- journal article
- Published by Elsevier BV in Computers and Electrical Engineering
- Vol. 38 (2), 270-281
- https://doi.org/10.1016/j.compeleceng.2011.12.006
Abstract
No abstract availableKeywords
This publication has 18 references indexed in Scilit:
- Cost-Effective Power-Aware Core Testing in NoCs Based on a New Unicast-Based Multicast SchemeIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2010
- A Novel Test Application Scheme for High Transition Fault Coverage and Low Test CostIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2010
- A routing-table-based adaptive and minimal routing scheme on network-on-chip architecturesComputers and Electrical Engineering, 2009
- A networks-on-chip architecture design space exploration – The LIBComputers and Electrical Engineering, 2009
- High performance computing architecturesComputers and Electrical Engineering, 2009
- Deadlock-Free Adaptive Routing in Meshes with Fault-Tolerance Ability Based on Channel OverlappingIEEE Transactions on Dependable and Secure Computing, 2009
- A low latency router supporting adaptivity for on-chip interconnectsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Temperature-aware microarchitectureACM Transactions on Architecture and Code Optimization, 2004
- Networks on chips: a new SoC paradigmComputer, 2002
- The odd-even turn model for adaptive routingIEEE Transactions on Parallel and Distributed Systems, 2000