A low latency router supporting adaptivity for on-chip interconnects
- 1 January 2005
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 559-564
- https://doi.org/10.1109/dac.2005.193873
Abstract
The increased deployment of system-on-chip designs has drawn attention to the limitations of on-chip interconnects. As a potential solution to these limitations, networks-on-chip (NoC) have been proposed. The NoC routing algorithm significantly influences the performance and energy consumption of the chip. We propose a router architecture which utilizes adaptive routing while maintaining low latency. The two-stage pipelined architecture uses look ahead routing, speculative allocation, and optimal output path selection concurrently. The routing algorithm benefits from congestion-aware flow control, making better routing decisions. We simulate and evaluate the proposed architecture in terms of network latency and energy consumption. Our results indicate that the architecture is effective in balancing the performance and energy of NoC designs.Keywords
This publication has 9 references indexed in Scilit:
- Thermal Modeling, Characterization and Management of On-Chip NetworksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Problems or opportunities? Beyond the 90nm frontier [Keynote]Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Low-latency virtual-channel routers for on-chip networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- High-level power analysis for on-chip networksPublished by Association for Computing Machinery (ACM) ,2004
- Energy-aware mapping for tile-based NoC architectures under performance constraintsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A delay model and speculative architecture for pipelined routersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Networks on chips: a new SoC paradigmComputer, 2002
- Route packets, net wiresPublished by Association for Computing Machinery (ACM) ,2001
- A generic architecture for on-chip packet-switched interconnectionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2000