Error control schemes for on-chip communication links: the energy-reliability tradeoff
Top Cited Papers
- 23 May 2005
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 24 (6), 818-831
- https://doi.org/10.1109/tcad.2005.847907
Abstract
On-chip interconnection networks for future systems on chip (SoC) will have to deal with the increasing sensitivity of global wires to noise sources such as crosstalk or power supply noise. Hence, transient delay and logic faults are likely to reduce the reliability of across-chip communication. Given the reduced power budgets for SoCs, in this paper, we develop solutions for combined energy minimization and communication reliability control. Redundant bus coding is proved to be an effective technique for trading off energy against reliability, so that the most efficient scheme can be selected to meet predefined reliability requirements in a low signal-to-noise ratio regime. We model on-chip interconnects as noisy channels and evaluate the impact of two error recovery schemes on energy efficiency: correction at the receiver stage versus retransmission of corrupted data. The analysis is performed in a realistic SoC setting, and holds both for shared communication resources and for peer-to-peer links in a network of interconnects. We provide SoC designers with guidelines for the selection of energy efficient error-control schemes for communication architectures.Keywords
This publication has 29 references indexed in Scilit:
- Optimization of error detecting codes for the detection of crosstalk originated errorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Networks on chips: a new SoC paradigmComputer, 2002
- An adaptive low-power transmission scheme for on-chip networksPublished by Association for Computing Machinery (ACM) ,2002
- Power-efficient Interconnection Networks: Dynamic Voltage Scaling with LinksIEEE Computer Architecture Letters, 2002
- Optimum voltage swing on on-chip and off-chip interconnectIEEE Journal of Solid-State Circuits, 2001
- The future of wiresProceedings of the IEEE, 2001
- Pattern generation for delay testing and dynamic timing analysis considering power-supply noise effectsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2001
- Some results on error control for burst-error channels under delay constraintsIEEE Transactions on Vehicular Technology, 2001
- Architectures and synthesis algorithms for power-efficient bus interfacesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2000
- Error-burst detection with tandem CRCsIEEE Transactions on Communications, 1991