Extending the effectiveness of 3D-stacked DRAM caches with an adaptive multi-queue policy
- 12 December 2009
- conference paper
- conference paper
- Published by Association for Computing Machinery (ACM)
- p. 201-212
- https://doi.org/10.1145/1669112.1669139
Abstract
3D-integration is a promising technology to help combat the "Memory Wall" in future multi-core processors. Past work has considered using 3D-stacked DRAM as a large last-level cache (LLC). While significant performance benefits can be gained with such an approach, there remain additional opportunities beyond the simple integration of commodity DRAM chips. In this work, we leverage the hardware organization typical of DRAM architectures to propose new cache management policies that would otherwise not be practical for standard SRAM-based caches. We propose a cache where each set is organized as multiple logical FIFO or queue structures that simultaneously provide performance isolation between threads as well as reduce the number of entries occupied by dead lines. Our results show that beyond the simplistic approach of stacking DRAM as cache, such tightly-integrated 3D architectures enable new opportunities for optimizing and improving system performance.Keywords
Funding Information
- Division of Computing and Communication Foundations (CCF-0643500CCF-0702275)
This publication has 30 references indexed in Scilit:
- A novel dimensionally-decomposed router for on-chip communication in 3D architecturesPublished by Association for Computing Machinery (ACM) ,2007
- PicoServerPublished by Association for Computing Machinery (ACM) ,2006
- Communist, utilitarian, and capitalist cache policies on CMPsPublished by Association for Computing Machinery (ACM) ,2006
- Architectural support for operating system-driven CMP cache managementPublished by Association for Computing Machinery (ACM) ,2006
- A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchyPublished by Association for Computing Machinery (ACM) ,2006
- Bridging the Processor-Memory Performance Gapwith 3D IC TechnologyIEEE Design & Test of Computers, 2005
- Dynamic Partitioning of Shared Cache MemoryThe Journal of Supercomputing, 2004
- SimpleScalar: an infrastructure for computer system modelingComputer, 2002
- A fully associative software-managed cache designPublished by Association for Computing Machinery (ACM) ,2000
- Optimal partitioning of cache memoryIEEE Transactions on Computers, 1992