Differential ring oscillators with multipath delay stages

Publisher Website

18 January 2006

conference paper
conference paper
Published by Institute of Electrical and Electronics Engineers (IEEE) in Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.

https://doi.org/10.1109/cicc.2005.1568716

Abstract

No abstract available

This publication has 6 references indexed in Scilit:

Optimization of phase-locked loop circuits via geometric programming
Published by Institute of Electrical and Electronics Engineers (IEEE) ,2004
Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL
IEEE Journal of Solid-State Circuits, 2003
Adaptive supply serial links with sub-1-V operation and per-pin clock recovery
IEEE Journal of Solid-State Circuits, 2002
A low-noise, 900-MHz VCO in 0.6-μm CMOS
IEEE Journal of Solid-State Circuits, 1999
A 320 MHz, 1.5 mW@1.35 V CMOS PLL for microprocessor clock generation
IEEE Journal of Solid-State Circuits, 1996
Precise delay generation using coupled oscillators
IEEE Journal of Solid-State Circuits, 1993

Cited by 14 articles