AES encryption and decryption standards
Open Access
- 1 May 2019
- journal article
- research article
- Published by IOP Publishing in Journal of Physics: Conference Series
- Vol. 1228 (1), 012006
- https://doi.org/10.1088/1742-6596/1228/1/012006
Abstract
Over the last years there has been massive changes that lead to the growth of information in technology, that brought significant changes in the part of cryptography and its applications like confidentiality of data and many such. Privacy and secrecy is what everyone desires for their data or accounts. Encryption is one such method to achieve it. Advanced Encryption Standard (AES), can be used to protect the information. The primary preferred standpoint of AESis, it very well may be can be reproduced or worked with unadulterated equipment. In this paper, Xilinx 9.2i is utilized for recreation and improvement of VHDL code. Integrating and execution of the code is completed on Xilinx - Project Navigator ISE 9.2i suite. Xilinx XC3S500 gadget of Spartan Family and is utilized for equipment usage. This undertaking proposes a strategy to coordinate the AES encrypter and the AES descrypter.This publication has 4 references indexed in Scilit:
- A 10-Gbps full-AES crypto design with a twisted BDD S-Box architectureIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2004
- A high-throughput low-cost aes processorIEEE Communications Magazine, 2003
- Design and performance testing of a 2.29-GB/s rijndael processorIEEE Journal of Solid-State Circuits, 2003
- Architectures and VLSI implementations of the AES-Proposal RijndaelInternational Conference on Acoustics, Speech, and Signal Processing (ICASSP), 2002